Achieving good speed and accuracy trade-off on a target platform is very important in deploying deep neural networks in real world scenarios. However, most existing automatic architecture search approaches only concentrate on high performance. In this work, we propose an algorithm that can offer better speed/accuracy trade-off of searched networks, which is termed "Partial Order Pruning". It prunes the architecture search space with a partial order assumption to automatically search for the architectures with the best speed and accuracy trade-off. Our algorithm explicitly takes profile information about the inference speed on the target platform into consideration. With the proposed algorithm, we present several Dongfeng (DF) networks that provide high accuracy and fast inference speed on various application GPU platforms. By further searching decoder architectures, our DF-Seg real-time segmentation networks yield state-of-the-art speed/accuracy trade-off on both the target embedded device and the high-end GPU.
Introduction
Deploying deep convolutional neural networks (CNNs) on real-world embedded devices is attracting increasing research interest. Different from high-end GPUs, these devices usually offer rather limited computation capacity, leading to low efficiency when deploying popular high accuracy CNN models [12, 4] on them. Despite the considerable efforts on accelerating inference of CNNs such as pruning [11] , quantization [29] and factorization [17] , fast inference speed 1 is usually achieved at the cost of degraded performance [22, 15] . In this paper, we address such a practical problem: Given a target platform, what is the best speed/accuracy trade-off boundary curve by varying CNN architecture? Or more specifically, we aim to answer two Figure 1 . Speed (frames per second) and segmentation accuracy (mIoUclass) comparison on the Cityscapes [6] validataion set. DF-Seg networks yield state-of-the-art speed/accuracy trade-off. The compared models include PSPNet [34] , Deeplabv2 [4] , ENet [22] , SegNet [1] , ICNet [33] , BiSeNet [31] and our DF-Seg networks. questions: 1) Given the maximum acceptable latency, what is the best accuracy one can get? 2) To meet certain accuracy requirements, what is the lowest inference latency one can expect? Some existing works manually design high accuracy network architectures [33, 31, 13, 25] . They usually adopt an indirect metric, i.e. FLOP, to estimate the network complexity, but the FLOP count does not truly reveal the actual inference speed. For example, for a 3 × 3 convolution on Nvidia GPUs which is highly optimized in terms of both hardware and software design [16] , one can assume it is 9 times slower than a 1 × 1 convolution on GPUs since it has 9 times more FLOPs, which is not true actually. Besides, another important factor that affects the inference speed, the memory access, is not covered by measuring FLOPs. Considering the diversities of hardware and software, it is almost impossible to find one single architecture that is optimal for all the platforms.
Some other works attempt to automatically search for the optimal network architecture [36, 23, 19] , but they also rely on FLOPs to estimate the network complexity and do not take into account the discrepancy of this metric with the actual inference speed and also the target platforms. Despite a few works [8, 2, 28] consider the actual inference speed on target platforms, they search the architecture in each individual building block and keep fixed the overall architecture, i.e. depth and width.
In this paper, we develop an efficient architecture search algorithm that automatically selects the networks that offer better speed/accuracy trade-off on a target platform. The proposed algorithm is termed "Partial Order Pruning", with which some candidates that fail to give better speed/accuracy trade-off are filtered out at early stages of the architecture searching process based on a partial order assumption (see Section 3.3 for details). For example, a wider network cannot be more efficient than a narrower one with the same depth, thus accordingly some wider ones are discarded. By pruning the search space in this way, our algorithm is forced to concentrate on those architectures that are more likely to lift the boundary of speed/accuracy tradeoff.
The proposed "Partial Order Pruning" algorithm differs from previous neural architecture search algorithms in three aspects. Firstly, it explicitly takes platform characteristics into consideration. Secondly, it balances the width and depth of the overall architecture, instead of searching for complicated building blocks. Thirdly, it employs a partial order assumption and a cutting plane algorithm to accelerate searching, instead of using reinforcement learning, evolutionary algorithms or gradient-based algorithms.
With the proposed algorithm, we are able to obtain a set of networks that provide better accuracy and faster inference speed on a target platform, which we call Dongfeng (DF) networks. We apply our algorithm to searching decoder architectures in semantic segmentation and gain a set of DF-Seg networks. Figure 1 shows a comparison of our DF-Seg networks and other methods. It can be seen that our segmentation networks achieve new state-of-the-art in real-time urban scene parsing tasks.
To sum up, we make following contributions to network architecture search:
• We are among the first to investigate the problem of balancing speed and accuracy of network architectures for network architecture search. By pruning the search space with a partial order assumption, our "Partial Order Pruning" algorithm can efficiently lift the boundary of speed/accuracy trade-off.
• We present several DF networks that provide both high accuracy and fast inference speed on target embedded device TX2. The accuracy of our DF1/DF2A networks exceeds ResNet18/50 on ImageNet validation set, but the inference latency is 43% and 39% lower, respectively.
• We apply the proposed algorithm to searching decoder architectures for a segmentation network. Together with DF backbone networks, we achieve new stateof-the-art in real-time segmentation on both high-end GPUs and target embedded device TX2. On GTX 1080Ti, our DF1-Seg network achieves 106.4 FPS at resolution 1024×2048 with mIoU class 74.1%. On TX2, our DF1-Seg network achieves 21.8 FPS at resolution 1280 × 720, i.e. 720p.
Related Work
Efficient Network Design Group convolution plays a key role in current efficient CNN architecture design [20, 13, 25] . MobileNet V2 [25] adopts an inverted residual module that uses group convolutions to reduce the FLOPs during inference. ShuffleNet [32] uses pointwise group convolution and channel shuffle operation to reduce FLOPs while maintaining accuracy. [20] points out that there is a discrepancy between indirect metric (FLOPs) and direct metric (inference speed), and proposes four guidelines for efficient network design. These works design a single architecture without considering the target platform while our algorithm explicitly takes platform characteristics into consideration.
Neural Architecture Search Automatic network architecture search is often tackled with either reinforcement learning [36, 35] or evolutionary algorithms [23, 24] . They require huge computational resources, and the obtained networks are relatively slower than manually designed ones [20, 8] , even with comparable FLOPs. More recently, several gradient-based algorithms [19, 28, 2, 9] are proposed to reduce the architecture search cost. Besides, a few works [8, 28, 2] also take platform-related objectives into consideration in architecture search. Although their goal is somewhat similar to ours, our work differs in that we pursue the balance of width and depth of a network, instead of searching the architecture in each individual block.
Real-time Semantic Segmentation
Most semantic segmentation methods [34, 3, 5] aim at high performance but with relatively slow inference speed. For fast semantic segmentation, early works [22, 1] employ relatively shallower backbone networks and lower image resolution, offering fast inference speed but poorer accuracy. More recently, ICNet [33] uses the image cascade to speed up inference, in which pre-trained deep CNNs are only applied to the images with lowest resolution. BiSeNet [31] employs a context path to obtain a sufficient receptive field, and an additional spatial path with a small stride to preserve spatial information. None of them attempts to accelerate inference by improving the backbone network, or considers the characteristics of target platforms. Comparatively, our algorithm explicitly takes platform characteristics into consideration, and aims at better speed/accuracy trade-off in both backbone network and decoder network. Model Acceleration Some researchers try to accelerate inference of a pre-trained network via quantization [29] , pruning [11] , factorization [17] , etc. For example, Ne-tAdapt [30] automatically adapts a pre-trained CNN to a mobile platform given a resource budget. Compared with them, we try to balance the width and depth of the overall architecture.
Partial Order Pruning

Search Space
We provide a general network architecture in our search space, as shown in Figure 2 (a). It consists of 6 stages to perform classification from input images. Stages 1∼5 down-sample the spatial resolution of the input tensor with a stride of 2, and stage 6 produces the final prediction with a global average pooling and a fully connected layer. Stages 1&2 extract common low-level features on large tensor size, which brings heavy computation burden. In pursuit of an efficient network, we only use one convolution layer in stage 1&2, i.e. Conv1 and Conv2. We empirically find this is enough for achieving good accuracy. For stages 3, 4, 5, each consists of L, M, N residual blocks, where L, M ,N are integers, i.e. L, M, N ∈ N. Different settings of L/M/N lead to different network depths. The width (number of channels) of the i-th residual block in stage s is denoted as C s i . Therefore, an architecture can be encoded as shown in Figure 2 (a). In practice, we restrict C s i ∈ {64, 128, 256, 512, 1024}. We empirically restrict the width of a block to be no narrower than its preceding blocks. Throughout this paper, we use the basic residual block proposed in [12] if not mentioned otherwise. As shown in Figure 2 (b), the building block consists of two convolution layers and a shortcut connection. An additional projection layer is added if the size of input does not match the output tensor. All convolutional layers are followed with a batch normalization [14] layer and ReLU nonlinearity.
Latency Estimation
The set of all possible architectures, with different depths (number of blocks) and widths (number of channels per block), is denoted as S and usually referred to as the search space in neural architecture search [19, 36] . The latency of architectures in S can vary from very small to positive infinity. But we only care about architectures in a subspace S ⊂ S, which provide latency in the range [T min , T max ]. We employ the profiler provided by TensorRT library to obtain layer-wise latency of a network. We empirically find that a block with a specific configuration (i.e. input/output tensor size) always consumes the same latency.
Thus we can construct a look-up table
is the number of channels in input/output tensor, and h i /w i /h o /w o is the corresponding spatial size. For example, Latency (32, 112, 112, 64, 56, 56) = 0.143ms on TX2. By simply summing up the latency of all blocks, we can efficiently estimate the latency Lat(x) of an architecture x ∈ S. In Figure 3 (a), we compare the estimated latency with the profiled latency. It shows our latency estimation is highly close to the actual profiled latency. All architectures with latency ranging [T min , T max ] form the subspace S. This subspace construction significantly narrows down our search space, and hence accelerates the architecture selection.
Partial Order Assumption
A partial order is a binary relation defined over a set. It means that for certain pairs of elements (x, y) in the set, one of the elements x precedes the other y in the ordering, denoted with x ≺ y. Here "partial" indicates that not every pair of elements needs to be comparable.
We find that there is a partial order relation among architectures in our search space. In Figure 4 , we follow the architecture encoding in Figure 2 (a), and illustrate the partial order relation among architectures. As explained in Section 3.2, S is a set that contains all architectures in which we are interested. Let x, y ∈ S denote two elements in the set S. If x is shallower than y but they are with the same width, or narrower than y with same depth, we can borrow the concept from the order theory, and say that x precedes y in the ordering, denoted as x ≺ y. In the rest of this paper, we also call x a precedent of y if x ≺ y. Let Acc(x) and Lat(x) denote the accuracy and latency of the architecture x. Then the partial order assumption of architectures can be summarized as
where ∀x, y ∈ S, x ≺ y. Formula (1) assumes that the latency and accuracy of an architecture are both higher than those of its precedents. This assumption may not hold for very deep networks that contain hundreds of layers [12] , but it is generally true for the efficient architectures of our concern, i.e. S, which is experimentally verified in this work. We find all comparable architecture pairs (x, y), x ≺ y in our trained architectures (Section 4.2), and compute the latency difference ΔLat = Lat(y) − Lat(x) and accuracy difference ΔAcc = Acc(y) − Acc(x) in each pair. As shown in Figure 3 (b), most points locate in the first quartile. This means the accuracy of the precedent x is lower, for almost all comparable pairs. We also notice that a few points locate in the second quartile, but the lower limit of ΔAcc. is −0.1%, which is negligible considering the randomness during training. The above experimental results validate the reasonableness of our partial order assumption. This assumption can be utilized to prune the architecture search space, and speed up the search process significantly.
Partial Order Pruning
Formally, the goal of our architecture searching algorithm is to obtain an architecture with highest accuracy within every small latency range [T, T + δt]:
where δt is a short time period such as 0.1ms. Instead of searching at every small latency range, we optimize within the entire latency range [T min , T max ]. With our "Partial Order Pruning" algorithm, architecture searching at higher latency helps reduce the searching space at lower latency, and hence speeds up the overall searching process.
Algorithm 1 Partial Order Pruning
Initialize trained architecture set D = ∅ Initialize pruned architecture set P = ∅.
repeat Random select an architecture x ∈ S \ P . Train x and obtain its Acc(x). We use a cutting plane algorithm to optimize the combinational optimization problem in Formula (2) . Algorithm 1 summarizes the pipeline of our algorithm. D is a set containing all trained architectures, and is initialized as empty. P denotes the search space pruned from S. Each time we train a new architecture x ∈ S \ P and obtain its accuracy Acc(x), we are able to update the pruned search space P . Figure 5 shows how to construct P with the aforementioned partial order assumption. For each trained architecture w ∈ D, we find the fastest architecture y w ∈ D that provides better accuracy:
If no y w is found that satisfies the condition, we continue to process the next w. Let P w denote the precedents of w with latency higher than y w , i.e.
Based on the partial order assumption, a precedent m has lower latency and accuracy, i.e. Acc(m) ≤ Acc(w). Therefore, even though we do not actually train m, we can assume ∀m ∈ P w , Acc(m) ≤ Acc(y w ).
In Figure 5 , for all m ∈ P (w i ), i ∈ {1, 2, 3}, the (Lat(m), Acc(m)) shall locate in the corresponding shadow area. These architectures in P w are very unlikely to provide better speed/accuracy trade-off, and thus get pruned from the search space to avoid unnecessary training cost.
Given trained architectures D, B(D) denotes the architectures that provide best speed/accuracy trade-off in trained architectures:
Architectures in B(D) form the boundary for speed/accuracy trade-off we can achieve on the target platform. Figure 5 shows B(D) and the corresponding speed/accuracy trade-off boundary. Intuitively, no architecture in D \ B(D) could obtain higher accuracy with lower latency. By pruning P from the search space S, our algorithm speeds up the architecture search process, and lifts the boundary of speed/accuracy trade-off. We stop the search process if no change to the B(D) happens for several iterations.
Decoder Design
With the proposed Algorithm 1, we are able to find backbone architectures that provide best speed/accuracy tradeoff on the target platform. Given a backbone network, we build semantic segmentation networks as shown in Figure 6(a) . Each stage in the backbone network down-samples the resolution by 2. The resolution of tensors in stage 5 is thus 1/32 of the input image. We append a pyramid pooling module [34] after the output tensor of stage 5 to improve segmentation performance. These tensors are then processed by the decoder to produce final prediction.
We append a 1×1 convolution layer after stage 3/4/5 as a "Channel Controller" (CC). The channel controllers reduce the number of channels in the corresponding stage without changing its spatial resolution. The decoder fuses the tensors in different stages through the fusion nodes. The architecture of the fusion node is shown in Figure 6 (b). A fusion node first projects a low resolution tensor from C channels to C h channels with a 1 × 1 convolution layer, and then upsamples it by 2. We concatenate the up-sampled tensor with a higher resolution tensor, and then process it with a 3 × 3 convolution layer, to fuse the expressive power of different backbone stages. We fuse the features from stage 3/4/5 and produce a 1/8 resolution score map. The score map is then up-sampled by 8 to produce final per-pixel semantic segmentation prediction.
Let C s , s = 3, 4, 5 denote the width of each CC. We heuristically set C ∈ {K, 32, 64, 128, 256, 512}, where K is the number of classes. Given a backbone network, different settings of channel controllers, i.e. [C 3 , C 4 , C 5 ], lead to different decoder architectures. All the possible decoder CC settings form the search space of the decoder architecture. Similar to backbone network architectures, we also apply a partial order assumption over the CC settings. That is, a narrower decoder is always more efficient and less accurate than a wider one. Therefore we can also employ the "Partial Order Pruning" algorithm to lift the speed/accuracy trade-off boundary in the decoder architecture search.
Experiment
Experimental Settings
We adopt two typical kinds of hardware that provide different computational power.
• Embedded device: We use Nvidia Jetson TX2 with an integrated 256-core Pascal GPU as the target embedded device. It provides considerable computational power with limited electrical power consumption.
• High-end GPU: We use Nvidia Geforce GTX 1080Ti that provides enormous computing power. We also use GTX Titan X (Maxwell) for fair comparison with previous methods.
We adopt two tools to measure inference speed. First, we employ the widely used high-performance CNN inference framework TensorRT-3.0.4. Second, for a fair comparison with ICNet [33] , we use the time measure tool Caffe Time, and set the repeating number to 100 and take the average inference time for comparison. All experiments are performed under CUDA 9.0 and CUDNN V7.
We conduct experiments on two benchmark datasets. The ImageNet [7] is a large-scale image classification dataset, which contains over 1.2 million color images in the training set and 50k color images in the validation set. The Cityscapes [6] is a large benchmark dataset for urban scene parsing. It contains 5, 000 images with high quality pixellevel annotations, and is split to 2, 975 for training, 500 for validation, and 1, 525 for testing. 
Backbone Architecture Search
In contrast to current architecture search algorithms that conduct architecture searching on small datasets, we directly conduct architecture searching on ImageNet. We use the SGD optimizer with the poly learning rate policy to train models. The power is set to 2, and the momentum is set to 0.9. We use a weight decay of 0.0001. The batch size is set to 2048. We employ random scaling and stretching for data augmentation to relieve overfitting. Following [10] , we first train each network for 5 epochs with learning rate 0.1 as a warm up scheme, and then train for 80 epochs with an initial learning rate 0.8.
We conduct backbone architecture searching experiments on TX2 platform. During searching, we evaluate the single crop Top-1 accuracy on ImageNet validation set and the inference latency at resolution 224 × 224. We are interested in the efficient architectures with latency falling in the range [1ms, 5ms], and construct the search space S accordingly (Section 3.2). We conduct architecture search with Algorithm 1, and stop the search process when no remarkable boundary update is found during the search. The resulting speed/accuracy trade-off boundary is considered to be nearly optimal in our search space S on the target platform TX2. We train ∼ 200 networks in total, as shown in Figure 7 . With the training configuration kept unchanged during architecture search, we train two representative network architectures with additional supervision [26] and more epochs, to further improve their accuracy. The resulting models are referred to as DF1, DF2. We further replace some of the building blocks in DF2 from basic block in Figure 2 (b) to bottleneck block [12] . The resulting network is denoted as DF2A. Figure 7 and Table 1 give a comparison of our DF networks and popular models 2 on the target platform TX2. Table 2 shows detailed architectures of these three DF networks. Training with more sophisticated methods, e.g. dropout or label smoothing, may produce higher accuracy, which however is not the focus of 2 We report latency with our re-implementation.
Model
Top1 Acc. Latency (ms) FLOPs ShuffleNet V2 [20] 69.4% 4.1 146M ResNet-18 [12] 69.0% 4.4 1.8G ShuffleNet V1 [32] 67.4% 4.7 140M GoogLeNet [26] 68.7% 5.1 1.43G MobileNet V1 [13] 70.8% 6.1 569M MobileNet V2 [25] 71.9% 8.7 300M ResNet-50 [12] 75.3% 10.6 3.8G
FBNet-A [28] 73.0% 5.9 249M ProxylessNAS-GPU [2] 75.1% 9.3 -NASNet-A [36] 74.0% 20.7 564M PNASNET-5 [18] 74 this paper. Compared with ResNet-18 and GoogLeNet, our DF1 obtains a higher accuracy 69.8% but the inference latency is 43%, 51% lower than two baselines respectively. our DF2 has a similar latency but the accuracy is 4.9% and 5.2% higher than the baselines respectively. Furthermore, DF2A achieves a surpassing ResNet-50-level accuracy with a 39% lower latency. Note we use the same building blocks with ResNet-18/50. So we attribute the better speed/accuracy trade-off to the better balancing between depth and width in our architectures. Specifically, our DF1/DF2A are slimmer and deeper than ResNet-18/50 for obtaining the same accuracy.
MobileNet [13, 25] and ShuffleNet [32, 20] are stateof-the-art efficient networks that are designed for mobile applications. We also compare our DF networks to them on TX2 in Table 1 and Figure 7 . It can be seen our DF1 achieves higher accuracy but lower inference latency. The MobileNet/ShuffleNet have less FLOPs but higher latency. This is because they have higher memory access cost. The total memory cost (i.e. intermediate features) for Shuf-fleNet V2 and DF1 is 4.86M and 2.91M respectively. This also indicates the FLOPs may be inconsistent with latency on the target platform [27, 20] . Therefore, taking characteristics of target platform into consideration is necessary for achieving the best speed/accuracy trade-off.
We also compare our DF networks with other models searched by NAS methods [36, 18, 28, 2] . As shown in Table 1 , NASNet [36] and PNASNet [18] have not taken latency into consideration, leading to higher latency. Comparing to FBNet [28] and ProxylessNAS [2] , which also take target platform-related objectives into neural architecture search, our DF networks show better speed/accuracy tradeoff. This can be explained as (a) DF networks are specifically searched for TX2 platform; (b) FBNet and Proxyless-NAS use an inverted bottleneck module, which brings more memory access cost; (c) FBNet and ProxylessNAS aim at searching for better building block architectures while we balance the width and depth of the overall architecture. We then discuss the search efficiency of our proposed algorithm. Figure 8(a) shows the number of pruned architectures in the search process. We prune 438 architectures after training 200 architectures.Therefore, our POP algorithm accelerates the architecture search process for 2.2 times. Each model takes 5 ∼ 7 hours on a server with 8-GPUs. Training 200 architectures takes ∼ 400 GPU days in total. The computational cost of our architecture for searching on Im-ageNet is lower than the building block architecture searching [36, 23] on CIFAR-10 by an order.
Based on our architecture search results, we make following observations. 1) Very quick down-sampling is preferred in early stages to obtain higher efficiency. We use 1 convolutional layer in each of stages 1&2, and are still able to achieve good accuracy. 2) Down-sampling with the convolutional layer is preferred to the pooling layer for obtaining higher accuracy. We only use 1 global average pooling at the end of the network. 3) We empirically find that the accuracy of a network is correlated to the number of its precedents, as shown in Figure 8(b) . We assume that an ar-chitecture with more precedents may have a better balance between depth and width.
Decoder Architecture Search
With our DF1/DF2 backbone networks, we conduct decoder architecture search experiments on two platforms, 1080Ti and TX2. The mIoU class at resolution 1024×2048 is taken as a metric of segmentation accuracy. The profiler of TensorRT is used to evaluate latency of segmentation networks. We evaluate latency at resolution 1024 × 2048 on 1080Ti, and 640 × 360 on TX2. Figure 9 shows our decoder architecture search results. We select three segmentation networks DF1-Seg, DF2-Seg1, DF2-Seg2 from trained networks that provide good speed/accuracy trade-off on both TX2 and 1080Ti. The CC setting in the decoder of these three segmentation networks are [19, 32, 128] , [19, 19, 32] , [19, 256, 512] respectively (19 is the number of classes). Few previous works have reported inference speed on TX2, thus we provide a comparison between our DF-Seg networks and other methods on 1080Ti, as shown in Table 3 . We note [33] explicitly explains how they measure inference speed. Therefore, we add an additional column "FPS(Caffe)" in Table 3 for fair comparison. Inference speed in the "FPS(Caffe)" column is measured by Caffe Time on Titan X (Maxwell) at resolution 1024×2048.
Compared with BiSeNet1, our DF1-Seg achieves comparable inference speed, but the mIoU class on val set is 5.1% higher. Compared with BiSeNet2, DF1-Seg achieves comparable mIoU class on validation set, but the inference speed (FPS) is 1.68 times faster. We attribute the better speed/accuracy trade-off of DF1-Seg to its backbone network DF1. BiSeNet2 employs ResNet-18 as the backbone network. Our DF1 has a comparable accu- We obtain an even faster segmentation network by dropping the final up-sampling layer, and produce a prediction at 1/8 of input resolution. The images to segment are then up-sampled by 8 times with nearest neighbor interpolation, which can be implemented very efficiently. We then obtain a DF1-Seg-d8 network that achieves 136.9 FPS on 1080Ti. The mIoU class on test set (71.4%) is still 1.9% and 3% better than ICNet (69.5%) and BiSeNet1 (68.4%) respectively.
For fair comparison with previous methods, we compare inference speed on Titan X (Maxwell) at different resolution, as shown in Table 4 . Our DF1-Seg and DF1-Seg-d8 achieve 59.9 FPS and 75.9 FPS at resolution 1920 × 1080, i.e. 1080p. Based on the above experimental results, the DF-Seg networks achieve new state-of-the-art in realtime segmentation on high-end GPU, demonstrating better speed/accuracy trade-off is achieved.
Previous works [1, 22] mostly adopt TX1 to analyze their inference speed. In Table 5 , we provide a detailed inference speed analysis on TX2. Our DF1-Seg/DF1-Seg-d8 achieve Table 5 . Speed analysis on TX2.
21.8 FPS and 29.9 FPS at resolution 1280 × 720, i.e. 720p.
Conclusion
We propose a network architecture search algorithm "Partial Order Pruning" , which is able to lift the boundary of speed/accuracy trade-off of searched networks on the target platform. By utilizing a partial order assumption, it efficiently prunes the feasible architecture space to speed up the search process. We employ the proposed algorithm to search for both the backbone network and decoder network architectures. The searched DF backbone newtorks provide state-of-the-art speed/accuracy trade-off on target platforms. The searched DF-Seg networks achieve state-ofthe-art speed/accuracy trade-off on both embedded devices and high-end GPUs.
